

VNP35N07

"OMNIFET": FULLY AUTOPROTECTED POWER MOSFET

TYPE	V _{clamp}	R _{DS(on)}	l _{lim}
VNP35N07	70 V	0.028 Ω	35 A

- LINEAR CURRENT LIMITATION
- THERMAL SHUT DOWN
- SHORT CIRCUIT PROTECTION
- INTEGRATED CLAMP
- LOW CURRENT DRAWN FROM INPUT PIN
- DIAGNOSTIC FEEDBACK THROUGH INPUT PIN
- ESD PROTECTION
- DIRECT ACCESS TO THE GATE OF THE POWER MOSFET (ANALOG DRIVING)
- COMPATIBLE WITH STANDARD POWER MOSFET
- STANDARD TO-220 PACKAGE

DESCRIPTION


The VNP35N07 is a monolithic device made using STMicroelectronics VIPower Technology, intended for replacement of standard power MOSFETS in DC to 50 KHz applications. Built-in thermal shut-down, linear current limi-

TO-220

tation and overvoltage clamp protect the chip in harsh enviroments.

Fault feedback can be detected by monitoring the voltage at the input pin.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value	Unit
VDS	Drain-source Voltage (V _{in} = 0)	Internally Clamped	V
Vin	Input Voltage	18	V
ID	Drain Current	Internally Limited	А
I _R	Reverse DC Output Current	-50	Α
V_{esd}	Electrostatic Discharge (C= 100 pF, R=1.5 KΩ)	2000	V
Ptot	Total Dissipation at $T_c = 25 \ ^{\circ}C$	125	W
Tj	Operating Junction Temperature	Internally Limited	°C
Tc	Case Operating Temperature	Internally Limited	°C
T _{stg}	Storage Temperature	-55 to 150	°C

THERMAL DATA

R _{thj-case}	Thermal Resistance	Junction-case	Max	1	°C/W
R _{thj-amb}	Thermal Resistance	Junction-ambient	Max	62.5	°C/W

ELECTRICAL CHARACTERISTICS ($T_{case} = 25 \ ^{\circ}C$ unless otherwise specified) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vclamp	Drain-source Clamp Voltage	I _D = 200 mA V _{in} = 0	60	70	80	V
V _{CLTH}	Drain-source Clamp Threshold Voltage	$I_D = 2 \text{ mA}$ $V_{in} = 0$	55			V
VINCL	Input-Source Reverse Clamp Voltage	l _{in} = -1 mA	-1		-0.3	V
I _{DSS}	Zero Input Voltage Drain Current (V _{in} = 0)				50 200	μΑ μΑ
liss	Supply Current from Input Pin	$V_{DS} = 0 \ V \qquad V_{in} = 10 \ V$		250	500	μA

ON (*)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{IN(th)}	Input Threshold Voltage	$V_{DS} = V_{in}$ $I_D + I_{in} = 1 \text{ mA}$	0.8		3	V
R _{DS(on)}	Static Drain-source On Resistance	$V_{in} = 10 V$ $I_D = 18 A$ $V_{in} = 5 V$ $I_D = 18 A$			0.028 0.035	Ω Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (*)	Forward Transconductance	V _{DS} = 13 V I _D = 18 A	20	25		S
Coss	Output Capacitance	$V_{DS} = 13 V$ f = 1 MHz $V_{in} = 0$		980	1400	рF

57

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING (**)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on Delay Time	V _{DD} = 28 V I _d = 18 A		100	200	ns
tr	Rise Time	$V_{gen} = 10 V$ $R_{gen} = 10 \Omega$		350	600	ns
t _{d(off)}	Turn-off Delay Time	(see figure 3)		650	1000	ns
tf	Fall Time			200	350	ns
t _{d(on)}	Turn-on Delay Time	V _{DD} = 28 V I _d = 18 A		500	800	ns
tr	Rise Time	$V_{gen} = 10 V$ $R_{gen} = 1000 \Omega$		2.7	4.2	μs
t _{d(off)}	Turn-off Delay Time	(see figure 3)		10	16	μs
t _f	Fall Time			4.3	6.5	μs
(di/dt) _{on}	Turn-on Current Slope	VDD = 28 V ID = 18 A		60		A/µs
		$V_{in} = 10 V$ $R_{gen} = 10 \Omega$				
Qi	Total Input Charge	$V_{DD} = 12 \text{ V}$ $I_{D} = 18 \text{ A}$ $V_{in} = 10 \text{ V}$		100		nC

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{SD} (*)	Forward On Voltage	I _{SD} = 18 A V _{in} = 0			1.6	V
trr(**)	Reverse Recovery Time	$I_{SD} = 18 \text{ A}$ di/dt = 100 A/µs V _{DD} = 30 V $T_i = 25 \text{ °C}$		250		ns
Q _{rr} (**)	Reverse Recovery Charge	(see test circuit, figure 5)		1		μC
I _{RRM} (**)	Reverse Recovery Current			8		A

PROTECTION

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
l _{lim}	Drain Current Limit		25 25	35 35	45 45	A A
t _{dlim} (**)	Step Response Current Limit	$V_{in} = 10 V$ $V_{in} = 5 V$		35 70	60 140	μs μs
T _{jsh} (**)	Overtemperature Shutdown		150			°C
T _{jrs} (**)	Overtemperature Reset		135			°C
l _{gf} (**)	Fault Sink Current			50 20		mA mA
E _{as} (**)	Single Pulse Avalanche Energy se duration = 300 us, duty cycle	$ \begin{array}{l} \mbox{starting T_j} = 25 \ ^oC \qquad V_{DD} = 20 \ V \\ V_{in} = 10 \ V R_{gen} = 1 \ K\Omega L = 10 \ mH \end{array} $	2.5			J

(*) Pulsed: Pulse duration = $300 \ \mu$ s, duty cycle 1.5 % (**) Parameters guaranteed by design/characterization

PROTECTION FEATURES

During normal operation, the Input pin is electrically connected to the gate of the internal power MOSFET. The device then behaves like a standard power MOSFET and can be used as a switch from DC to 50 KHz. The only difference from the user's standpoint is that a small DC current ($I_{\rm ISS}$) flows into the Input pin in order to supply the internal circuitry.


The device integrates:

- OVERVOLTAGE CLAMP PROTECTION: internally set at 70V, along with the rugged avalanche characteristics of the Power MOSFET stage give this device unrivalled ruggedness and energy handling capability. This feature is mainly important when driving inductive loads.
- LINEAR CURRENT LIMITER CIRCUIT: limits the drain current ld to llim whatever the Input pin voltage. When the current limiter is active, the device operates in the linear region, so power dissipation may exceed the capability of the heatsink. Both case and junction temperatures increase, and if this phase lasts long enough, junction temperature may reach the overtemperature threshold T_{jsh}.
- OVERTEMPERATURE AND SHORT CIRCUIT PROTECTION: these are based on sensing the chip temperature and are not dependent on the input voltage. The location of the sensing element on the chip in the power stage area ensures fast, accurate detection of the junction temperature. Overtemperature cutout occurs at minimum 150°C. The device is automatically restarted when the chip temperature falls below 135°C.
- STATUS FEEDBACK: In the case of an overtemperature fault condition, a Status Feedback is provided through the Input pin. The internal protection circuit disconnects the input from the gate and connects it instead to ground via an equivalent resistance of 100 Ω . The failure can be detected by monitoring the voltage at the Input pin, which will be close to ground potential.


Additional features of this device are ESD protection according to the Human Body model and the ability to be driven from a TTL Logic circuit (with a small increase in R_{DS(on)}).

47/


Thermal Impedance




Output Characteristics




Static Drain-Source On Resistance vs Input Voltage




Derating Curve




Transconductance




Static Drain-Source On Resistance






Static Drain-Source On Resistance


Capacitance Variations




Normalized On Resistance vs Temperature




Input Charge vs Input Voltage




Normalized Input Threshold Voltage vs Temperature




Normalized On Resistance vs Temperature




Turn-on Current Slope




Turn-off Drain-Source Voltage Slope




Switching Time Resistive Load




Turn-on Current Slope



Turn-off Drain-Source Voltage Slope









7/11


Switching Time Resistive Load




Step Response Current Limit



Current Limit vs Junction Temperature



Source Drain Diode Forward Characteristics



57

Fig. 1: Unclamped Inductive Load Test Circuits




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveforms




Fig. 4: Input Charge Test Circuit






Fig. 6: Waveforms



VNP35N07

TO-220 MECHANICAL DATA

DIM		mm.	
DIM.	MIN.	ТҮР	MAX.
A	4.40		4.60
b	0.61		0.88
b1	1.15		1.70
С	0.49		0.70
D	15.25		15.75
E	10		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
ØP	3.75		3.85
Q	2.65		2.95
Package Weight		1.9Gr. (Typ.)	1



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a trademark of STMicroelectronics

© 2004 STMicroelectronics - Printed in ITALY- All Rights Reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia -Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

57